Skip to content
View olofk's full-sized avatar

Highlights

  • Pro

Organizations

@openrisc

Block or report olofk

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. fusesocfusesocPublic

    Package manager and build abstraction tool for FPGA/ASIC development

    Python 1.4k 265

  2. servservPublic

    SERV - The SErial RISC-V CPU

    Verilog 1.7k 241

  3. edalizeedalizePublic

    An abstraction library for interfacing EDA tools

    Python 729 219

  4. fusesoc/fusesoc-coresfusesoc/fusesoc-coresPublic

    FuseSoC standard core library

    150 40

  5. chipsalliance/VeeRwolfchipsalliance/VeeRwolfPublic

    FuseSoC-based SoC for VeeR EH1 and EL2

    Verilog 332 74

  6. fusesoc/fusesoc-generatorsfusesoc/fusesoc-generatorsPublic

    A collection of core generators to use with FuseSoC

    Python 17 12